Abstract: Noise-based logic, by utilizing its multidimensional logic hyperspace, has significant potential for low-power parallel operations in beyond-Moore-chips. However universal gates for Boolean logic thus far had to rely on either time averaging to distinguish signals from each other or, alternatively, on squeezed logic signals, where the logic-high was represented by a random process and the logic-low was a zero signal. A major setback is that squeezed logic variables are unable to work in the hyperspace, because the logic-low zero value sets the hyperspace product vector to zero. This paper proposes Boolean universal logic gates that alleviate such shortcomings. They are able to work with non-squeezed logic values where both the high and low values are encoded into nonzero, bipolar, independent random telegraph waves. Non-squeezed universal Boolean logic gates for spike-based brain logic are also shown. The advantages vs. disadvantages of the two logic types are compared.
Introduction
Noise-based informatics has received increasing attention in recent years. In noise-based logic [1] [2] [3] [4] [5] [6] , the information is carried by the noise, while in noise-driven information systems [7] [8] [9] [10] , noise is used to drive the system. In noise-based communication, the randomness of noise is utilized for secure key exchange [11] [12] [13] [14] [15] [16] [17] . [1] [2] [3] [4] [5] [6] in which the logic 0 and 1 signals are represented by independent noise sources, whereby operations on the signals do not involve time-averaging. Unlike the noise-based schemes in [4, 5] , where the noise sources are continuously valued and time-averaging is intensively employed in the input correlators of gates, INBL relies on so-called RandomTelegraph Waves (RTW) [1, 6] or random neural spike sequences [2, 3] . RTWs are random square waves, valued -1 or +1, both with probabilities 0.5 at discrete points in time [1, 6] . INBL schemes like in [1] thus allow fast logic operations without time averaging. Similarly to the continuum noise based logic schemes [4, 5] , signals represented by RTWs can be combined into hyperspace vectors (see [6] for an application) by multiplication. In the brain logic scheme [2, 3] , which is also INBL [1], the hyperspace is combined by the addition of spike sequences [2, 3] .
Instantaneous noise based logic (INBL) [1-3] is a noise-based logic scheme
The Boolean INBL schemes proposed in [1] have an important problem in the formation of hyperspace: only the logic High (H) value is represented by RTWs, while the logic Low (L) value is squeezed to zero, out of necessity to have a useful AND gate logical operation. This squeezing of waves causes zero vectors to appear in the product hyperspace of RTWs, and that fact prohibits the direct use of combination of such L logic values in a hyperspace product containing several bits because it would reset the whole product vector to zero. A similar situation occurs in the Boolean brain logic scheme with non-overlapping spike sequences in [1] , where the hyperspace is additive. This paper presents RTW and spike based Boolean INBL schemes that represent both their H and L values by non-zero noise voltages. We call them non-squeezed INBL schemes. They have a better potential to utilize the multidimensional logic hyperspace. 
Random telegraph wave based non-squeezed logic
(1)
where the universe
The universe is not an RTW because its value can be -2, -1, 0, 1, and 2. It follows immediately from this definition that if
The above NOT gate can be realized in hardware by a linear differential amplifier, or by a proper logic circuitry that can input multiple voltage levels (-2, -1, 0, 1, and 2) and output the proper +1/-1 levels for RTW generation. The last circuit would be quite involved due to the need of comparators to detect the 5 different levels of the actual universe value at the input.
The other, more advantageous way of realizing the NOT gate is via the relation:
This function is a NOT function because
The advantage of the NOT function defined by Equation (4) is that it does not require the use of the additive universe in Equation (2), and the amplitude values remain +1 and -1 during the computation. Such a circuit can be realized by switches and binary logic operations because only binary signals exist in Equation (3).
The AND gate operation on inputs
When one or more of the inputs is € L(t), the first term of (5) becomes 0, which makes the output € Y (t) equal to the remaining additive term € L(t). When both inputs are € H (t) , we obtain a more complicated expression, which can be simplified by using the relation:
This relation is easily verified by expanding the Left-Hand-Side of Equation (6) and using Equation (4) to simplify the expression.
The AND gate can be realized in hardware either by an analog circuitry (3 differential amplifiers, 2 multipliers, and one adder) or by a proper binary logic combined by analog comparator circuitry that can receive and analyze multiple discrete voltage levels and output the proper +1/-1 levels for RTW generation. The last circuit would be quite involved.
Since both the AND and NOT gates can be realized, we have proved that the RTW-based non-squeezed instantaneous logic scheme defined above is universal.
Random spike sequence (brain) based non-squeezed logic
In [2] , a model for instantaneous, deterministic, multi-valued logic was presented, as a possible brain logic scheme. In this logic, set-theoretical operations on randomly occurring, non-overlapping (orthogonal) uniform and unipolar neural spike trains were used to construct logic superpositions and identify components in them. The key neural circuit element is the orthon, see Figure 1 , which consists of two neurons. The idealized neurons (see Figure 1 , right hand side) have two inputs, an excitatory (+) and an inhibitory (-) one. Pulses arriving at (+) will propagate to the output of the neuron, unless at the same time a pulse arrives also at the (-) input. These idealistic neurons are assumed to be free of delays [2, 3] . The orthon [2] 
that is, the spikes in the two sequences do not overlap. We assume that the amplitude of a spike is 1, and that the inverse signal
The NOT gate is then defined as:
This immediately implies that, for
The AND gate is defined as:
The existence of both a NOT gate and an AND gate implies that the non-squeezed spikebased instantaneous logic scheme defined above is universal as well.
The neural hardware of the orthon-based representation of the NOT gate is shown in Figure 2 . Figure 2 . The random spike sequence based binary NOT gate utilizes the universe and the orthon element of the brain logic scheme. The orthon [2] is defined in Figure 1 . The upper output is not used in the circuit.
The neural circuitry of the AND gate is shown in Figure 3 . It consists of four orthons and an "adder" neuron with three excitatory inputs. Figure 3 . The AND gate of the brain logic. The orthon [2] is defined in Figure 1 . The output neuron is summing the input pulses received at its excitatory inputs in an additive fashion (set theoretical union function).
The spike based logic scheme is clearly an instantaneous logic scheme. This is because the output is determined, without uncertainty, as soon as the first spike of the given logic value ( € H or € L ) emerges.
Conclusions and Discussion
Two schemes of non-squeezed noise-based logic are described that are instantaneous. The lack of a need to average signals over time translates in a potentially fast on-line operation, in which inputs are operated upon as they flow in. The first scheme, which is based on Random Telegraph Waves, delivers a result of which the reliability increases as the bits arrive. The probability of ambiguity i.e., when the € H (t) and € L(t) are identical for n clock steps, is € 0.5 n [6] , which translates to high reliability with relatively few bits.
To achieve a reliability of 10 -25 (the reliability of an idealistic CMOS gate), for example, only 83 bits are required [6] .
The spike-based brain logic does even better: after only one spike, the result is established, with the remaining spikes serving as a verification of the result. This high speed of the spike-based logic takes advantage of the property that spikes in different orthogonal trains do not to overlap. Naturally, the high speed relates to the question of how long one should continue to receive spikes before cutting off a signal and switching to the next spike train. This time appears to be limited by the required reliability and, possibly, by the time period over which a certain spike train is needed to perform a particular function.
The hyperspace, in which signals can be combined before operations are conducted on them collectively, is described in more detail in [1, 6] . The logic schemes presented here are more suitable for use in hyperspace, because they do not suffer from zeromultiplications in the squeezed instantaneous noise logic [1] .
